View AD5326_165750.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

a
2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs AD5305/AD5315/AD5325*
GENERAL DESCRIPTION
FEATURES AD5305 Four Buffered 8-Bit DACs in 10-Lead microSOIC AD5315 Four Buffered 10-Bit DACs in 10-Lead microSOIC AD5325 Four Buffered 12-Bit DACs in 10-Lead microSOIC Low Power Operation: 500 A @ 3 V, 600 A @ 5 V 2-Wire (I2C(R)-Compatible) Serial Interface 2.5 V to 5.5 V Power Supply Guaranteed Monotonic By Design Over All Codes Power-Down to 80 nA @ 3 V, 200 nA @ 5 V Double-Buffered Input Logic Output Range: 0-VREF Power-On-Reset to Zero Volts Simultaneous Update of Outputs (LDAC Function) Software Clear Facility Data Readback Facility On-Chip Rail-to-Rail Output Buffer Amplifiers Temperature Range -40 C to +105 C APPLICATIONS Portable Battery-Powered Instruments Digital Gain and Offset Adjustment Programmable Voltage and Current Sources Programmable Attenuators Industrial Process Control
The AD5305/AD5315/AD5325 are quad 8-, 10- and 12-bit buffered voltage output DACs in a 10-lead microSOIC package that operate from a single 2.5 V to 5.5 V supply consuming 500 A at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing with a slew rate of 0.7 V/s. A 2-wire serial interface is used which operates at clock rates up to 400 kHz. This interface is SMBus-compatible at VDD < 3.6 V. Multiple devices can be placed on the same bus. The references for the four DACs are derived from one reference pin. The outputs of all DACs may be updated simultaneously using the software LDAC function. The parts incorporate a power-on-reset circuit that ensures that the DAC outputs power up to zero volts and remain there until a valid write takes place to the device. There is also a software clear function which resets all input and DAC registers to 0 V. The parts contain a powerdown feature that reduces the current consumption of the devices to 200 nA @ 5 V (80 nA @ 3 V). The low power consumption of these parts in normal operation makes them ideally suited to portable battery-operated equipment. The power consumption is 3 mW at 5 V, 1.5 mW at 3 V, reducing to 1 W in power-down mode.
FUNCTIONAL BLOCK DIAGRAM
VDD LDAC REF IN
INPUT REGISTER
DAC REGISTER
STRING DAC A
BUFFER
VOUTA
SCL SDA INTERFACE LOGIC
INPUT REGISTER
DAC REGISTER
STRING DAC B
BUFFER
VOUTB
A0
INPUT REGISTER
DAC REGISTER
STRING DAC C
BUFFER
VOUTC
INPUT REGISTER
DAC REGISTER
STRING DAC D
BUFFER
VOUTD
POWER-ON RESET
AD5305/AD5315/AD5325
GND
POWER-DOWN LOGIC
*Protected by U.S. Patent No. 5,969,657; other patents pending. I2C is a registered trademark of Philips Corporation.
REV. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 (c) Analog Devices, Inc., 2000
AD5305/AD5315/AD5325-SPECIFICATIONS(V
GND; CL = 200 pF to GND; All specifications TMIN to TMAX unless otherwise noted.)
Parameter1 DC PERFORMANCE AD5305 Resolution Relative Accuracy Differential Nonlinearity AD5315 Resolution Relative Accuracy Differential Nonlinearity AD5325 Resolution Relative Accuracy Differential Nonlinearity Offset Error Gain Error Lower Deadband Offset Error Drift5 Gain Error Drift5 Power Supply Rejection Ratio5 DC Crosstalk5 DAC REFERENCE INPUTS5 VREF Input Range VREF Input Impedance Reference Feedthrough OUTPUT CHARACTERISTICS5 Minimum Output Voltage6 Maximum Output Voltage6 DC Output Impedance Short Circuit Current Power-Up Time LOGIC INPUTS (A0)5 Input Current VIL, Input Low Voltage 0.25 37
3, 4
DD
= 2.5 V to 5.5 V; VREF = 2 V; RL = 2 k
to
Min
B Version2 Typ
Max
Unit
Conditions/Comments
8 0.15 0.02 10 0.5 0.05 12 2 0.2 0.4 0.15 20 -12 -5 -60 200
1 0.25 4 0.5 16 1 3 1 60
Bits LSB LSB Bits LSB LSB Bits LSB LSB % of FSR % of FSR mV ppm of FSR/C ppm of FSR/C dB V V k M dB V V mA mA s s
Guaranteed Monotonic by Design Over All Codes
Guaranteed Monotonic by Design Over All Codes
Guaranteed Monotonic by Design Over All Codes
Lower Deadband Exists Only If Offset Error Is Negative VDD = 10% RL = 2 k to GND or VDD
VDD 45 >10 -90 0.001 VDD - 0.001 0.5 25 16 2.5 5 1 0.8 0.6 0.5
Normal Operation Power-Down Mode Frequency = 10 kHz This is a measure of the minimum and maximum drive capability of the output amplifier. VDD = 5 V VDD = 3 V Coming Out of Power-Down Mode. VDD = 5 V Coming Out of Power-Down Mode. VDD = 3 V
VIH, Input High Voltage
2.4 2.1 2.0 3 0.7 VDD -0.3 0.05 VDD 8 50 0.4 0.6 1 8 2.5 600 500 0.2 0.08 5.5 900 700 1 1 VDD + 0.3 0.3 VDD 1
Pin Capacitance LOGIC INPUTS (SCL, SDA)5 VIH, Input High Voltage VIL, Input Low Voltage IIN, Input Leakage Current VHYST, Input Hysteresis CIN, Input Capacitance Glitch Rejection LOGIC OUTPUT (SDA)5 VOL, Output Low Voltage Three-State Leakage Current Three-State Output Capacitance POWER REQUIREMENTS VDD IDD (Normal Mode)7 VDD = 4.5 V to 5.5 V VDD = 2.5 V to 3.6 V IDD (Power-Down Mode) VDD = 4.5 V to 5.5 V VDD = 2.5 V to 3.6 V
A V V V V V V pF V V A V pF ns V V A pF V A A A A
VDD = 5 V VDD = 3 V VDD = 2.5 V VDD = 5 V VDD = 3 V VDD = 2.5 V
10% 10% 10% 10%
SMBus-Compatible at VDD < 3.6 V SMBus-Compatible at VDD < 3.6 V
Input filtering suppresses noise spikes of less than 50 ns. ISINK = 3 mA ISINK = 6 mA
VIH = VDD and VIL = GND
VIH = VDD and VIL = GND, IDD = 4 A (Max) During "0" Readback on SDA IDD = 1.5 A (Max) During "0" Readback on SDA
-2-
REV. B
AD5305/AD5315/AD5325
NOTES 1 See Terminology. 2 Temperature range: B Version: -40C to +105C; typical at 25C. 3 DC specifications tested with the outputs unloaded. 4 Linearity is tested using a reduced code range: AD5305 (Code 8 to 248); AD5315 (Code 28 to 995); AD5325 (Code 115 to 3981). 5 Guaranteed by design and characterization, not production tested. 6 For the amplifier output to reach its minimum voltage, Offset Error must be negative; to reach its maximum voltage, V REF = VDD and "Offset plus Gain" Error must be positive. 7 IDD specification is valid for all DAC codes. Interface inactive. All DACs active and excluding load currents. Specifications subject to change without notice.
AC CHARACTERISTICS1
Parameter2
(VDD = 2.5 V to 5.5 V; RL = 2 k otherwise noted.)
Min B Version3 Typ Max
to GND; CL = 200 pF to GND; all specifications TMIN to TMAX unless
Unit
Conditions/Comments
Output Voltage Settling Time AD5305 AD5315 AD5325 Slew Rate Major-Code Transition Glitch Energy Digital Feedthrough Digital Crosstalk DAC-to-DAC Crosstalk Multiplying Bandwidth Total Harmonic Distortion
6 7 8 0.7 12 1 1 3 200 -70
8 9 10
s s s V/s nV-s nV-s nV-s nV-s kHz dB
VREF = VDD = 5 V 1/4 Scale to 3/4 Scale Change (40 Hex to C0 Hex) 1/4 Scale to 3/4 Scale Change (100 Hex to 300 Hex) 1/4 Scale to 3/4 Scale Change (400 Hex to C00 Hex) 1 LSB Change Around Major Carry
VREF = 2 V 0.1 V p-p VREF = 2.5 V 0.1 V p-p. Frequency = 10 kHz
NOTES 1 Guaranteed by design and characterization, not production tested. 2 See Terminology. 3 Temperature range: B Version: -40C to +105C; typical at 25C. Specifications subject to change without notice.
TIMING CHARACTERISTICS1, 2 (V
Parameter FSCL t1 t2 t3 t4 t5 t6 3 t7 t8 t9 t10 t11 Limit at TMIN, TMAX (B Version) 400 2.5 0.6 1.3 0.6 100 0.9 0 0.6 0.6 1.3 300 0 250 0 300 20 + 0.1CB3 400
DD
= 2.5 V to 5.5 V. All specifications TMIN to TMAX unless otherwise noted)
Conditions/Comments SCL Clock Frequency SCL Cycle Time tHIGH, SCL High Time tLOW, SCL Low Time tHD,STA, Start/Repeated Start Condition Hold Time tSU,DAT, Data Setup Time tHD,DAT, Data Hold Time tHD,DAT, Data Hold Time tSU,STA, Setup Time for Repeated Start tSU,STO, Stop Condition Setup Time tBUF, Bus Free Time Between a STOP and a START Condition tR, Rise Time of SCL and SDA when Receiving tR, Rise Time of SCL and SDA when Receiving (CMOS-Compatible) tF, Fall Time of SDA when Transmitting tF, Fall Time of SDA when Receiving (CMOS-Compatible) tF, Fall Time of SCL and SDA when Receiving tF, Fall Time of SCL and SDA when Transmitting Capacitive Load for Each Bus Line
Unit kHz max s min s min s min s min ns min s max s min s min s min s min ns max ns min ns max ns min ns max ns min pF max
CB
NOTES 1 See Figure 1. 2 Guaranteed by design and characterization, not production tested. 3 CB is the total capacitance of one bus line in pF. t R and t F measured between 0.3 V DD and 0.7 VDD. Specifications subject to change without notice.
REV. B
-3-
AD5305/AD5315/AD5325
SDA
t9
t3
t 10
t 11
t4
SCL
t4
START CONDITION
t6
t2 t5 t7
REPEATED START CONDITION
t1
t8
STOP CONDITION
Figure 1. Two-Wire Serial Interface Timing Diagram
ABSOLUTE MAXIMUM RATINGS1, 2
(TA = 25C unless otherwise noted)
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V SCL, SDA to GND . . . . . . . . . . . . . . . .-0.3 V to VDD + 0.3 V A0 to GND . . . . . . . . . . . . . . . . . . . . . .-0.3 V to VDD + 0.3 V Reference Input Voltage to GND . . . . -0.3 V to VDD + 0.3 V VOUTA-D to GND . . . . . . . . . . . . . . . . -0.3 V to VDD + 0.3 V Operating Temperature Range Industrial (B Version) . . . . . . . . . . . . . . . -40C to +105C Storage Temperature Range . . . . . . . . . . . . -65C to +150C Junction Temperature (TJ max) . . . . . . . . . . . . . . . . . . . 150C
microSOIC Package Power Dissipation . . . . . . . . . . . . . . . . . . (TJ max - TA)/JA JA Thermal Impedance . . . . . . . . . . . . . . . . . . . . 206C/W JC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 44C/W Reflow Soldering Peak Temperature . . . . . . . . . . . . . . . . . . . . . . 220 +5/-0C Time at Peak Temperature . . . . . . . . . . . . 10 sec to 40 sec
NOTES 1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 Transient currents of up to 100 mA will not cause SCR latch-up.
CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5305/AD5315/AD5325 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
ORDERING GUIDE
Model AD5305BRM AD5315BRM AD5325BRM
Temperature Range -40C to +105C -40C to +105C -40C to +105C
Package Description 10-Lead microSOIC 10-Lead microSOIC 10-Lead microSOIC
Package Option RM-10 RM-10 RM-10
Branding Information DEB DFB DGB
-4-
REV. B
AD5305/AD5315/AD5325
PIN CONFIGURATION
VDD 1 VOUTA 2 VOUTB 3 VOUTC 4 REFIN 5
10 A0
AD5305/ AD5315/ AD5325
TOP VIEW (Not to Scale)
9 8 7 6
SCL SDA GND VOUTD
PIN FUNCTION DESCRIPTIONS
Pin No. 1 2 3 4 5 6 7 8
Mnemonic VDD VOUTA VOUTB VOUTC REFIN VOUTD GND SDA
Function Power Supply Input. These parts can be operated from 2.5 V to 5.5 V and the supply should be decoupled to GND. Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation. Reference Input Pin for All Four DACs. It has an input range from 0.25 V to VDD. Buffered analog output voltage from DAC D. The output amplifier has rail-to-rail operation. Ground Reference Point for All Circuitry on the Part. Serial Data Line. This is used in conjunction with the SCL line to clock data into or out of the 16-bit input shift register. It is a bidirectional open-drain data line that should be pulled to the supply with an external pull-up resistor. Serial Clock Line. This is used in conjunction with the SDA line to clock data into or out of the 16-bit input shift register. Clock rates of up to 400 kbit/s can be accommodated in the 2-wire interface. Address Input. Sets the least significant bit of the 7-bit slave address.
9 10
SCL A0
TERMINOLOGY RELATIVE ACCURACY
OFFSET ERROR DRIFT
For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. Typical INL versus Code plots can be seen in Figures 4, 5, and 6.
DIFFERENTIAL NONLINEARITY
This is a measure of the change in offset error with changes in temperature. It is expressed in (ppm of full-scale range)/C.
GAIN ERROR DRIFT
This is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/C.
POWER-SUPPLY REJECTION RATIO (PSRR)
Differential Nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Typical DNL versus Code plots can be seen in Figures 7, 8, and 9.
OFFSET ERROR
This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in VOUT to a change in VDD for full-scale output of the DAC. It is measured in dBs. VREF is held at 2 V and VDD is varied 10%.
DC CROSSTALK
This is a measure of the offset error of the DAC and the output amplifier. It is expressed as a percentage of the full-scale range.
GAIN ERROR
This is the dc change in the output level of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) and output change of another DAC. It is expressed in V.
REFERENCE FEEDTHROUGH
This is a measure of the span error of the DAC. It is the deviation in slope of the actual DAC transfer characteristic from the ideal expressed as a percentage of the full-scale range.
This is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated. It is expressed in dBs.
REV. B
-5-
AD5305/AD5315/AD5325
MAJOR-CODE TRANSITION GLITCH ENERGY
Major-code transition glitch energy is the energy of the impulse injected into the analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-secs and is measured when the digital code is changed by 1 LSB at the major carry transition (011 . . . 11 to 100 . . . 00 or 100 . . . 00 to 011 . . . 11).
DIGITAL FEEDTHROUGH
GAIN ERROR PLUS OFFSET ERROR
OUTPUT VOLTAGE
IDEAL
ACTUAL
Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital input pins of the device when the DAC output is not being updated. It is specified in nV-secs and is measured with a worst-case change on the digital input pins, e.g., from all 0s to all 1s or vice versa.
DIGITAL CROSSTALK
NEGATIVE OFFSET ERROR
DAC CODE
This is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is expressed in nV-secs.
DAC-TO-DAC CROSSTALK
DEADBAND CODES AMPLIFIER FOOTROOM (1mV) NEGATIVE OFFSET ERROR
This is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0s to all 1s and vice versa) with the LDAC bit set low and monitoring the output of another DAC. The energy of the glitch is expressed in nV-secs.
MULTIPLYING BANDWIDTH
Figure 2. Transfer Function with Negative Offset
The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.
TOTAL HARMONIC DISTORTION
ACTUAL OUTPUT VOLTAGE
GAIN ERROR PLUS OFFSET ERROR
IDEAL POSITIVE OFFSET DAC CODE
This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC and the THD is a measure of the harmonics present on the DAC output. It is measured in dBs.
Figure 3. Transfer Function with Positive Offset
-6-
REV. B
AD5305/AD5315/AD5325
1.0 TA = 25 C VDD = 5V 0.5
3 TA = 25 C VDD = 5V 2
INL ERROR - LSBs
INL ERROR - LSBs
12 TA = 25 C VDD = 5V
8
INL ERROR - LSBs
1
4 0
0
0
-1
-4
-0.5
-2
-8 -12
-1.0
0
50
100
150 CODE
200
250
-3
0
200
400 600 CODE
800
1000
0
1000
2000 CODE
3000
4000
Figure 4. AD5305 Typical INL Plot
Figure 5. AD5315 Typical INL Plot
Figure 6. AD5325 Typical INL Plot
0.3 TA = 25 C VDD = 5V
0.6
0.2
DNL ERROR - LSBs
TA = 25 C VDD = 5V
1
TA = 25 C VDD = 5V
0.4
DNL ERROR - LSBs
0.1
0.2
0
0
DNL ERROR - LSBs
800 1000
0.5
0
-0.1
-0.2 -0.4 -0.6 0 200 400 600 CODE
-0.5
-0.2
-0.3
0
50
100 150 CODE
200
250
-1 0 1000 2000 CODE 3000 4000
Figure 7. AD5305 Typical DNL Plot
Figure 8. AD5315 Typical DNL Plot
Figure 9. AD5325 Typical DNL Plot
0.5
VDD = 5V TA = 25 C
0.5 0.4 0.3
MAX DNL
1
VDD = 5V VREF = 3V VDD = 5V VREF = 2V OFFSET ERROR
MAX INL
0.25
ERROR - LSBs
0.1 0 -0.1
ERROR - %
MAX INL
ERROR - LSBs
0.2
MAX DNL
0.5
0
MIN DNL
0
MIN DNL
-0.2 -0.3
MIN INL
GAIN ERROR
-0.25
-0.5
MIN INL
-0.4 -0.5
4 5
-0.5
0
1
2 3 VREF - V
40
0
40
80
120
-1
40
0
40
80
120
TEMPERATURE - C
TEMPERATURE - C
Figure 10. AD5305 INL and DNL Error vs. VREF
Figure 11. AD5305 INL Error and DNL Error vs. Temperature
Figure 12. AD5305 Offset Error and Gain Error vs. Temperature
REV. B
-7-
AD5305/AD5315/AD5325
0.2 0.1 0
ERROR - %
TA = 25 C VREF = 2V GAIN ERROR
3V SOURCE
5
5V SOURCE
600 500
TA = 25 C VDD = 5V VREF =2V
4
IDD - A
3V SINK 5V SINK
-0.1 -0.2 -0.3 -0.4 -0.5 -0.6
OFFSET ERROR
VOUT - Volts
400
3
300
2
200 1
100
0
1
2
4 3 VDD - Volts
5
6
0
0
2 5 1 3 4 SINK/SOURCE CURRENT - mA
6
0 ZERO - SCALE CODE
FULL - SCALE
Figure 13. Offset Error and Gain Error vs. VDD
Figure 14. VOUT Source and Sink Current Capability
Figure 15. Supply Current vs. DAC Code
600
40 C
0.5
750 TA = 25 C
500
+25 C
0.4
VDD = 5V 650
+105 C
400
IDD - A
IDD - A
300
40 C
0.2
25 C
200 0.1
IDD - A
0.3
DECREASING
INCREASING
550
VDD = 3V
100
105 C
0 2.5
3.0
3.5
4.0 4.5 VDD - Volts
5.0
5.5
0 2.5
450
3.0
3.5
4.5 4.0 VDD - Volts
5.0
5.5
0
1.0
2.0 3.0 VLOGIC - Volts
4.0
5.0
Figure 16. Supply Current vs. Supply Voltage
Figure 17. Power-Down Current vs. Supply Voltage
Figure 18. Supply Current vs. Logic Input Voltage for SDA and SCL Voltage Increasing and Decreasing
CH1
TA = 25 C 5s VDD = 5V VREF = 5V VOUTA
CH1
TA = 25 C 5s VDD = 5V VREF = 2V VDD
CH1
TA = 25 C VDD = 5V VREF = 2V VOUTA
CH2
SCL
VOUTA
SCL
CH2
CH2
CH1 1V, CH2 5V, TIME BASE = 1 s/DIV
CH1 2V, CH2 200mV, TIME BASE = 200 s/DIV
CH1 500mV, CH2 5V, TIME BASE = 1 s/DIV
Figure 19. Half-Scale Settling (1/4 to 3/4 Scale Code Change)
Figure 20. Power-On Reset to 0 V
Figure 21. Exiting Power-Down to Midscale
-8-
REV. B
AD5305/AD5315/AD5325
2.50
10 0 -10
VDD = 3V
FREQUENCY
VDD = 5V
VOUT - Volts
2.49
-20
dB
-30
2.48
-40 -50 -60 0.01
300
350
400
450 500 IDD - A
550
600
2.47 1 s/DIV
0.1
1 10 100 FREQUENCY - kHz
1k
10k
Figure 22. IDD Histogram with VDD = 3 V and VDD = 5 V
Figure 23. AD5325 Major-Code Transition Glitch Energy
Figure 24. Multiplying Bandwidth (Small-Signal Frequency Response)
0.02
VDD = 5V TA = 25 C
FULL-SCALE ERROR - Volts
0.01
0
-0.01
-0.02
0
1
2
3 4 VREF - Volts
5
6
50ns/DIV
Figure 25. Full-Scale Error vs. VREF
1mV/DIV
Figure 26. DAC-DAC Crosstalk
REV. B
-9-
AD5305/AD5315/AD5325
FUNCTIONAL DESCRIPTION DAC Reference Inputs
The AD5305/AD5315/AD5325 are quad resistor-string DACs fabricated on a CMOS process with resolutions of 8, 10, and 12 bits respectively. Each contains four output buffer amplifiers and is written to via a 2-wire serial interface. They operate from single supplies of 2.5 V to 5.5 V, and the output buffer amplifiers provide rail-to-rail output swing with a slew rate of 0.7 V/s. The four DACs share a single reference input pin. The devices have three programmable power-down modes, in which all DACs may be turned off completely with a high-impedance output, or the outputs may be pulled low by on-chip resistors.
Digital-to-Analog Section
There is a single reference input pin for the four DACs. The reference input is unbuffered. The user can have a reference voltage as low as 0.25 V and as high as VDD since there is no restriction due to headroom and footroom of any reference amplifier. It is recommended to use a buffered reference in the external circuit (e.g., REF192). The input impedance is typically 45 k.
Output Amplifier
The architecture of one DAC channel consists of a resistor-string DAC followed by an output buffer amplifier. The voltage at the REFIN pin provides the reference voltage for the DAC. Figure 27 shows a block diagram of the DAC architecture. Since the input coding to the DAC is straight binary, the ideal output voltage is given by:
VOUT = VREF x D 2N
The output buffer amplifier is capable of generating rail-to-rail voltages on its output, which gives an output range of 0 V to VDD when the reference is VDD. It is capable of driving a load of 2 k to GND or VDD, in parallel with 500 pF to GND or VDD. The source and sink capabilities of the output amplifier can be seen in the plot in Figure 14. The slew rate is 0.7 V/s with a half-scale settling time to 0.5 LSB (at 8 bits) of 6 s.
POWER-ON RESET
where D = decimal equivalent of the binary code, which is loaded to the DAC register; 0-255 for AD5305 (8 Bits) 0-1023 for AD5315 (10 Bits) 0-4095 for AD5325 (12 Bits) N = DAC resolution
REFIN
The AD5305/AD5315/AD5325 are provided with a power-on reset function, so that they power up in a defined state. The power-on state is: - Normal operation. - Output voltage set to 0 V. Both input and DAC registers are filled with zeros and remain so until a valid write sequence is made to the device. This is particularly useful in applications where it is important to know the state of the DAC outputs while the device is powering up.
SERIAL INTERFACE
INPUT REGISTER
DAC REGISTER
RESISTOR STRING
VOUTA
OUTPUT BUFFER AMPLIFIER
The AD5305/AD5315/AD5325 are controlled via an I2Ccompatible serial bus. The DACs are connected to this bus as slave devices (i.e., no clock is generated by the AD5305/AD5315/ AD5325 DACs). This interface is SMBus-compatible at VDD < 3.6 V. The AD5305/AD5315/AD5325 have a 7-bit slave address. The 6 MSBs are 000110 and the LSB is determined by the state of the A0 pin. The facility to make hardwired changes to A0 allows the user to use up to two of these devices on one bus. The 2-wire serial bus protocol operates as follows: 1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte which consists of the 7-bit slave address followed by a R/W bit (this bit determines whether data will be read from or written to the slave device). The slave whose address corresponds to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its shift register. 2. Data is transmitted over the serial bus in sequences of nine clock pulses (8-data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
Figure 27. DAC Channel Architecture
Resistor String
The resistor string section is shown in Figure 28. It is simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at what node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.
R R R TO OUTPUT AMPLIFIER
R R
Figure 28. Resistor String
-10-
REV. B
AD5305/AD5315/AD5325
3. When all data bits have been read or written, a STOP condition is established. In write mode, the master will pull the SDA line high during the tenth clock pulse to establish a STOP condition. In read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse and then high during the tenth clock pulse to establish a STOP condition.
Read/Write Sequence
DACB DACA
1: The following data bytes are for DAC B 1: The following data bytes are for DAC A
Input Shift Register
In the case of the AD5305/AD5315/AD5325, all write access sequences and most read sequences begin with the device address (with R/W = 0) followed by the pointer byte. This pointer byte specifies the data format and determines which DAC is being accessed in the subsequent read/write operation. (See Figure 29.) In a write operation the data follows immediately. In a read operation the address is resent with R/W = 1 and then the data is read back. However, it is also possible to perform a read operation by sending only the address with R/W = 1. The previously loaded pointer settings are then used for the readback operation. See overleaf for a graphical explanation of the interface.
MSB X X RIGHT/LEFT SINGLE/DOUBLE DACD LSB DACC DACB DACA
The input shift register is 16 bits wide. Data is loaded into the device as a 16-bit word under the control of a serial clock input, SCL. The timing diagram for this operation is shown in Figure 1. The 16-bit word consists of four control bits followed by 8, 10, or 12 bits of DAC data, depending on the device type. The first two bits loaded are PD bits that control the mode of operation of the device. See Power-Down Modes section for a complete description. Bit 13 is CLR, Bit 12 is LDAC and the remaining bits are left- or right-justified DAC data bits, starting with the MSB. See Figure 30 overleaf. CLR: 0: All DAC registers and input registers are filled with zeros on completion of the write sequence. 1: Normal operation. LDAC: 0: All four DAC registers and hence all DAC outputs simultaneously updated on completion of the write sequence. 1: Adqdressed input register only is updated. There is no change in the contents of the DAC registers.
Default Readback Condition
Figure 29. Pointer Byte
Pointer Byte Bits
The following is an explanation of the individual bits that make up the Pointer Byte. X: Don't Care Bits RIGHT/LEFT: 0: Data written to the device and read from the device is Left-Justified (in Double Byte mode) 1: Data written to the device and read from the device is Right-Justified (in Double Byte mode) SINGLE/DOUBLE: 0: Data Write and Readback are done as 2-byte write/read sequences 1: Data Write and Readback are done as 1-byte (most significant 8 bits only) write/read sequences DACD DACC 1: The following data bytes are for DAC D 1: The following data bytes are for DAC C
All pointer byte bits power-up to 0. Therefore, if the user initiates a readback without writing to the pointer byte first, no single DAC channel has been specified. In this case, the default readback bits are all 0, except for the CLR bit which is a 1.
Multiple-DAC Write Sequence
Because there are individual bits in the Pointer Byte for each DAC, it is possible to write the same data and control bits to 2, 3, or 4 DACs simultaneously by setting the relevant bits to 1.
Multiple-DAC Readback Sequence
If the user attempts to readback data from more than 1 DAC at a time, the part will read back the default, power-on-reset conditions for a double-byte readback, i.e., all 0s except for CLR which is 1. For a single-byte readback, the part will read back all 0s.
REV. B
-11-
AD5305/AD5315/AD5325
LEFT-JUSTIFIED DATA BYTES (WRITE AND READBACK) MSB MOST SIGNIFICANT DATA BYTE 8-BIT AD5305 LSB D6 D5 D4 LSB D8 D7 D6 LSB D8 LEAST SIGNIFICANT DATA BYTE MSB 8-BIT AD5305 LSB D3 MSB D5 MSB D7 D6 D4 D2 D1 D0 X X X X LSB X X LSB D1 D0
PD1 PD0 CLR LDAC D7 MSB 10-BIT AD5315
10-BIT AD5315 D3 D1 D1 D0
PD1 PD0 CLR LDAC D9 MSB 12-BIT AD5325
12-BIT AD5325 D5 D4 D3 D2
PD1 PD0 CLR LDAC D11 D10 D9
RIGHT-JUSTIFIED DATA BYTES (WRITE AND READBACK) MSB MOST SIGNIFICANT DATA BYTE 8-BIT AD5305 LSB X X X X LSB X D9 D8 LSB D8 LEAST SIGNIFICANT DATA BYTE MSB LSB 8-BIT AD5305 D7 MSB D7 MSB D7 D6 D6 D6 D5 D4 D3 D2 D1 D0 LSB D1 D0 LSB D1 D0
PD1 PD0 CLR LDAC MSB
10-BIT AD5315 X
10-BIT AD5315 D5 D4 D3 D2
PD1 PD0 CLR LDAC MSB
12-BIT AD5325
12-BIT AD5325 D5 D4 D3 D2
PD1 PD0 CLR LDAC D11 D10 D9
SINGLE BYTE ONLY (WRITE AND READBACK) MSB D7 D6 8-BIT AD5305 D5 D4 D3 D2 D1 LSB D0 MSB 12-BIT AD5325 D8 D7 D6 D5 LSB D4
D11 D10 D9 MSB D9 D8 10-BIT AD5315 D7 D6 D5 D4 D3 LSB D2
Figure 30. Double- and Single-Byte Data Formats
-12-
REV. B
AD5305/AD5315/AD5325
WRITE OPERATION
When writing to the AD5305/AD5315/AD5325 DACs, the user must begin with an address byte (R/W = 0) after which the DAC will Acknowledge that it is prepared to receive data by pulling SDA low. This address byte is followed by the pointer byte
SCL
which is also acknowledged by the DAC. Depending on the value of SINGLE/DOUBLE, one or two bytes of data are then written to the DAC as shown in Figure 31 below. A STOP condition follows.
SDA START COND BY MASTER
0
0
0
1
1
0
A0
R/W
X ACK MSB BY AD53x5
X
LSB ACK BY AD53x5
ADDRESS BYTE
POINTER BYTE
SCL
SDA
MSB MOST SIGNIFICANT DATA BYTE
LSB ACK BY AD53x5
MSB LEAST SIGNIFICANT DATA BYTE
LSB ACK BY AD53x5 START COND BY MASTER
SCL
SDA START COND BY MASTER SCL
0
0
0
1
1
0
A0
R/W
X ACK MSB BY AD53x5
X
X
LSB ACK BY AD53x5
ADDRESS BYTE
POINTER BYTE
SDA
MSB
LSB ACK BY MASTER STOP COND BY MASTER
DATA BYTE
Figure 31. Double- and Single-Byte Write Sequences
REV. B
-13-
AD5305/AD5315/AD5325
READ OPERATION
When reading data back from the AD5305/AD5315/AD5325 DACs, the user begins with an address byte (R/W = 0) after which the DAC will Acknowledge that it is prepared to receive data by pulling SDA low. This address byte is usually followed by the pointer byte which is also acknowledged by the DAC. Following this, there is a repeated start condition by the master and the address is resent with R/W = 1. This is acknowledged by the DAC indicating that it is prepared to transmit data. Depending
on the value of SINGLE/DOUBLE, one or two bytes of data are then read from the DAC as shown in Figure 32 below. However, if the master sends an ACK and continues clocking SCL (no STOP is sent), the DAC will retransmit the same one or two bytes of data on SDA. This allows continuous readback of data from the selected DAC register. Alternatively the user may send a START followed by the address with R/W = 1. In this case the previously loaded pointer settings are used and readback of data can commence immediately.
SCL
SDA START COND BY MASTER
0
0
0
1
1
0
A0
R/W
X
X
LSB ACK BY AD53x5
ADDRESS BYTE
ACK MSB BY AD53x5
POINTER BYTE
SCL
SDA REPEATED START COND BY MASTER
0
0
0
1
1
0
A0
R/W ACK BY AD53x5
MSB
LSB ACK BY MASTER
ADDRESS BYTE
DATA BYTE
SCL
SDA
MSB
LSB NO ACK BY MASTER STOP COND BY MASTER
LEAST SIGNIFICANT DATA BYTE
SCL
SDA START COND BY MASTER
0
0
0
1
1
0
A0
R/W
X
X
X
LSB ACK BY AD53x5
ADDRESS BYTE
ACK MSB BY AD53x5
POINTER BYTE
SCL
SDA REPEATED START COND BY MASTER
0
0
0
1
1
0
A0
R/W ACK BY AD53x5
MSB
LSB NO ACK BY MASTER STOP COND BY MASTER
ADDRESS BYTE
DATA BYTE
Figure 32. Double- and Single-Byte Read Sequences
-14-
REV. B
AD5305/AD5315/AD5325
DOUBLE-BUFFERED INTERFACE
The AD5305/AD5315/AD5325 DACs all have double-buffered interfaces consisting of two banks of registers--input registers and DAC registers. The input register is directly connected to the input shift register and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC register contains the digital code used by the resistor string. Access to the DAC register is controlled by the LDAC bit. When the LDAC bit is set high, the DAC register is latched and hence the input register may change state without affecting the contents of the DAC register. However, when the LDAC bit is set low, the DAC register becomes transparent and the contents of the input register are transferred to it. This is useful if the user requires simultaneous updating of all DAC outputs. The user may write to three of the input registers individually and then, by setting the LDAC bit low when writing to the remaining DAC input register, all outputs will update simultaneously. These parts contain an extra feature whereby the DAC register is not updated unless its input register has been updated since the last time that LDAC was brought low. Normally, when LDAC is brought low, the DAC registers are filled with the contents of the input registers. In the case of the AD5305/AD5315/AD5325, the part will only update the DAC register if the input register has been changed since the last time the DAC register was updated, thereby removing unnecessary digital crosstalk.
POWER-DOWN MODES
RESISTOR STRING DAC
AMPLIFIER
VOUT
POWER-DOWN CIRCUITRY
RESISTOR NETWORK
Figure 33. Output Stage During Power-Down
The bias generator, the output amplifiers, the resistor string, and all other associated linear circuitry are all shut down when the power-down mode is activated. However, the contents of the DAC registers are unchanged when in power-down. The time to exit power-down is typically 2.5 s for VDD = 5 V and 5 s when VDD = 3 V. This is the time from the rising edge of the sixteenth SCL pulse to when the output voltage deviates from its powerdown voltage. See Figure 21 for a plot.
APPLICATIONS Typical Application Circuit
The AD5305/AD5315/AD5325 have very low power consumption, dissipating typically 1.5 mW with a 3 V supply and 3 mW with a 5 V supply. Power consumption can be further reduced when the DACs are not in use by putting them into one of three power-down modes, which are selected by Bits 15 and 14 (PD1 and PD0) of the data byte. Table I shows how the state of the bits corresponds to the mode of operation of the DAC.
Table I. PD1/PD0 Operating Modes
The AD5305/AD5315/AD5325 can be used with a wide range of reference voltages where the devices offer full, one-quadrant multiplying capability over a reference range of 0 V to VDD. More typically, these devices are used with a fixed, precision reference voltage. Suitable references for 5 V operation are the AD780 and REF192 (2.5 V references). For 2.5 V operation, a suitable external reference would be the AD589, a 1.23 V bandgap reference. Figure 34 shows a typical setup for the AD5305/ AD5315/AD5325 when using an external reference. Note that A0 can be high or low.
VDD = 2.5V TO 5.5V
0.1 F
10 F
AD5305/ AD5315/ AD5325
VOUTA REFIN
VIN EXT REF VOUT 1F
VOUTB VOUTC SCL SDA A0 GND VOUTD
PD1 0 0 1 1
PD0 0 1 0 1
Operating Mode Normal Operation Power-Down (1 k Load to GND) Power-Down (100 k Load to GND) Power-Down (Three-State Output)
AD780/REF192 WITH VDD = 5V OR AD589 WITH VDD = 2.5V
When both bits are set to 0, the DAC works normally with its normal power consumption of 600 A at 5 V. However, for the three power-down modes, the supply current falls to 200 nA at 5 V (80 nA at 3 V). Not only does the supply current drop, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has an advantage in that the output impedance of the part is known while the part is in power-down mode and provides a defined input condition for whatever is connected to the output of the DAC amplifier. There are three different options. The output is connected internally to GND through a 1 k resistor, a 100 k resistor or it is left open-circuited (Three-State). Resistor tolerance = 20%. The output stage is illustrated in Figure 33.
SERIAL INTERFACE
Figure 34. AD5305/AD5315/AD5325 Using External Reference
REV. B
-15-
AD5305/AD5315/AD5325
If an output range of 0 V to VDD is required, the simplest solution is to connect the reference input to VDD. As this supply may not be very accurate and may be noisy, the AD5305/AD5315/ AD5325 may be powered from the reference voltage; for example, using a 5 V reference such as the REF195. The REF195 will output a steady supply voltage for the AD5305/AD5315/AD5325. The typical current required from the REF195 is 600 A supply current and approximately 112 A into the reference input. This is with no load on the DAC outputs. When the DAC outputs are loaded, the REF195 also needs to supply the current to the loads. The total current required (with a 10 k load on each output) is: 712 A + 4(5 V/10 k) = 2.70 mA The load regulation of the REF195 is typically 2 ppm/mA, which results in an error of 5.4 ppm (27 V) for the 2.7 mA current drawn from it. This corresponds to a 0.0014 LSB error at 8 bits and 0.022 LSB error at 12 bits.
Bipolar Operation Using the AD5305/AD5315/AD5325 Multiple Devices on One Bus
Figure 36 below shows two AD5305 devices on the same serial bus. Each has a different slave address since the state of the A0 pin is different. This allows each of eight DACs to be written to or read from independently.
VDD PULL-UP RESISTORS MICROCONTROLLER SDA A0 SCL A0 SDA
AD5305
SCL
AD5305
Figure 36. Multiple AD5305 Devices on One Bus
AD5305/AD5315/AD5325 as a Digitally Programmable Window Detector
The AD5305/AD5315/AD5325 have been designed for singlesupply operation, but a bipolar output range is also possible using the circuit in Figure 35. This circuit will give an output voltage range of 5 V. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.
R2 = 10k +5V 6V TO 16V 10 F 0.1 F +5V VDD VOUTA R1 = 10k AD820/ OP295 5V
A digitally programmable upper/lower limit detector using two of the DACs in the AD5305/AD5315/AD5325 is shown in Figure 37. The upper and lower limits for the test are loaded to DACs A and B which, in turn, set the limits on the CMP04. If the signal at the VIN input is not within the programmed window, an LED will indicate the fail condition. Similarly, DACs C and D can be used for window detection on a second VIN signal.
5V 0.1 F 10 F VIN 1k 1k PASS
FAIL
-5V
REF195
VIN VOUT
PT5125
AD5305
REFIN 1F VOUTB VOUTC VOUTD
VREF
REFIN
VDD
1/2 AD5305/ AD5315/ AD5325*
DIN SDA SCL GND SCL
VOUTA 1/2 CMP04
PASS/FAIL
A0
GND
SCL SDA
VOUTB
1/6 74HC05
2-WIRE SERIAL INTERFACE
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 37. Window Detection
Coarse and Fine Adjustment Using the AD5305/AD5315/ AD5325
Figure 35. Bipolar Operation with the AD5305
The output voltage for any input code can be calculated as follows: VOUT = [(REFIN x (D/2N) x (R1+R2)/R1) - REFIN x (R2/R1)] where: D is the decimal equivalent of the code loaded to the DAC. N is the DAC resolution. REFIN is the reference voltage input. with: REFIN = 5 V, R1 = R2 = 10 k: VOUT = (10 x D/2N) - 5 V
Two of the DACs in the AD5305/AD5315/AD5325 can be paired together to form a coarse and fine adjustment function, as shown in Figure 38. DAC A is used to provide the coarse adjustment while DAC B provides the fine adjustment. Varying the ratio of R1 and R2 will change the relative effect of the coarse and fine adjustments. With the resistor values and external reference shown, the output amplifier has unity gain for the DAC A output, so the output range is 0 V to 2.5 V - 1 LSB. For DAC B the amplifier has a gain of 7.6 x 10-3, giving DAC B a range equal to 19 mV. Similarly, DACs C and D can be paired together for coarse and fine adjustment.
-16-
REV. B
AD5305/AD5315/AD5325
The circuit is shown with a 2.5 V reference, but reference voltages up to VDD may be used. The op amps indicated will allow a rail-to-rail output swing.
VDD = 5V R3 51.2k R4 390 5V
0.1 F
10 F
VIN EXT V OUT REF GND
VDD REFIN 1F VOUTA
VOUT R1 390 AD820/ OP295
The star ground point should be established as close as possible to the device. The AD5305/AD5315/AD5325 should have ample supply bypassing of 10 F in parallel with 0.1 F on the supply located as close to the package as possible, ideally right up against the device. The 10 F capacitors are the tantalum bead type. The 0.1 F capacitor should have low Effective Series Resistance (ESR) and Effective Series Inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching. The power supply lines of the AD5305/AD5315/AD5325 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs. A ground line routed between the SDA and SCL lines will help reduce crosstalk between them (not required on a multilayer board as there will be a separate ground plane, but separating the lines will help). Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a doublesided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.
AD780/REF192 WITH VDD = 5V
1/2 AD5305/ AD5315/ AD5325*
VOUTB GND
R2 51.2k
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 38. Coarse/Fine Adjustment
POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5305/AD5315/AD5325 is mounted should be designed so that the analog and digital sections are separated, and confined to certain areas of the board. If the AD5305/AD5315/AD5325 is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only.
REV. B
-17-
AD5305/AD5315/AD5325
Table II. Overview of All AD53xx Serial Devices
Part No. SINGLES AD5300 AD5310 AD5320 AD5301 AD5311 AD5321 DUALS AD5302 AD5312 AD5322 AD5303 AD5313 AD5323 QUADS AD5304 AD5314 AD5324 AD5305 AD5315 AD5325 AD5306 AD5316 AD5326 AD5307 AD5317 AD5327
Resolution
No. of DACs
DNL 0.25 0.5 1.0 0.25 0.5 1.0 0.25 0.5 1.0 0.25 0.5 1.0 0.25 0.5 1.0 0.25 0.5 1.0 0.25 0.5 1.0 0.25 0.5 1.0
Interface
Settling Time 4 s 6 s 8 s 6 s 7 s 8 s 6 s 7 s 8 s 6 s 7 s 8 s 6 s 7 s 8 s 6 s 7 s 8 s 6 s 7 s 8 s 6 s 7 s 8 s
Package
Pins
8 10 12 8 10 12
1 1 1 1 1 1
SPI SPI SPI 2-Wire 2-Wire 2-Wire
SOT-23, microSOIC SOT-23, microSOIC SOT-23, microSOIC SOT-23, microSOIC SOT-23, microSOIC SOT-23, microSOIC
6, 8 6, 8 6, 8 6, 8 6, 8 6, 8
8 10 12 8 10 12
2 2 2 2 2 2
SPI SPI SPI SPI SPI SPI
microSOIC microSOIC microSOIC TSSOP TSSOP TSSOP
8 8 8 16 16 16
8 10 12 8 10 12 8 10 12 8 10 12
4 4 4 4 4 4 4 4 4 4 4 4
SPI SPI SPI 2-Wire 2-Wire 2-Wire 2-Wire 2-Wire 2-Wire SPI SPI SPI
microSOIC microSOIC microSOIC microSOIC microSOIC microSOIC TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP
10 10 10 10 10 10 16 16 16 16 16 16
Visit our web-page at http://www.analog.com/support/standard_linear/selection_guides/AD53xx.html
-18-
REV. B
AD5305/AD5315/AD5325
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
10-Lead microSOIC (RM-10)
0.122 (3.10) 0.114 (2.90)
10
6
0.122 (3.10) 0.114 (2.90)
1 5
0.199 (5.05) 0.187 (4.75)
PIN 1 0.0197 (0.50) BSC 0.120 (3.05) 0.112 (2.85) 0.043 (1.10) MAX 0.028 (0.70) 0.016 (0.40) 0.120 (3.05) 0.112 (2.85)
0.037 (0.94) 0.031 (0.78)
6 0.006 (0.15) 0.012 (0.30) SEATING 0 PLANE 0.009 (0.23) 0.002 (0.05) 0.006 (0.15) 0.005 (0.13)
REV. B
-19-
PRINTED IN U.S.A.
C3722a-2.5-6/00 (rev. B) 00930

▲Up To Search▲

Price & Availability of AD5326

	To Download AD5326 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .